MIPS

Microprocessor without Interlocked Pipeline Stages