view head/usr.bin/clang/lli/lli.1 @ 373:a085b3559102

Update to FreeBSD-HEAD @232391
author ray@terran.dlink.ua
date Fri, 02 Mar 2012 17:02:21 +0200
parents
children f2935497fa04
line wrap: on
line source
.\" $FreeBSD: head/usr.bin/clang/lli/lli.1 231057 2012-02-05 23:56:22Z dim $
.\" Automatically generated by Pod::Man 2.23 (Pod::Simple 3.14)
.\"
.\" Standard preamble:
.\" ========================================================================
.de Sp \" Vertical space (when we can't use .PP)
.if t .sp .5v
.if n .sp
..
.de Vb \" Begin verbatim text
.ft CW
.nf
.ne \\$1
..
.de Ve \" End verbatim text
.ft R
.fi
..
.\" Set up some character translations and predefined strings.  \*(-- will
.\" give an unbreakable dash, \*(PI will give pi, \*(L" will give a left
.\" double quote, and \*(R" will give a right double quote.  \*(C+ will
.\" give a nicer C++.  Capital omega is used to do unbreakable dashes and
.\" therefore won't be available.  \*(C` and \*(C' expand to `' in nroff,
.\" nothing in troff, for use with C<>.
.tr \(*W-
.ds C+ C\v'-.1v'\h'-1p'\s-2+\h'-1p'+\s0\v'.1v'\h'-1p'
.ie n \{\
.    ds -- \(*W-
.    ds PI pi
.    if (\n(.H=4u)&(1m=24u) .ds -- \(*W\h'-12u'\(*W\h'-12u'-\" diablo 10 pitch
.    if (\n(.H=4u)&(1m=20u) .ds -- \(*W\h'-12u'\(*W\h'-8u'-\"  diablo 12 pitch
.    ds L" ""
.    ds R" ""
.    ds C` ""
.    ds C' ""
'br\}
.el\{\
.    ds -- \|\(em\|
.    ds PI \(*p
.    ds L" ``
.    ds R" ''
'br\}
.\"
.\" Escape single quotes in literal strings from groff's Unicode transform.
.ie \n(.g .ds Aq \(aq
.el       .ds Aq '
.\"
.\" If the F register is turned on, we'll generate index entries on stderr for
.\" titles (.TH), headers (.SH), subsections (.SS), items (.Ip), and index
.\" entries marked with X<> in POD.  Of course, you'll have to process the
.\" output yourself in some meaningful fashion.
.ie \nF \{\
.    de IX
.    tm Index:\\$1\t\\n%\t"\\$2"
..
.    nr % 0
.    rr F
.\}
.el \{\
.    de IX
..
.\}
.\"
.\" Accent mark definitions (@(#)ms.acc 1.5 88/02/08 SMI; from UCB 4.2).
.\" Fear.  Run.  Save yourself.  No user-serviceable parts.
.    \" fudge factors for nroff and troff
.if n \{\
.    ds #H 0
.    ds #V .8m
.    ds #F .3m
.    ds #[ \f1
.    ds #] \fP
.\}
.if t \{\
.    ds #H ((1u-(\\\\n(.fu%2u))*.13m)
.    ds #V .6m
.    ds #F 0
.    ds #[ \&
.    ds #] \&
.\}
.    \" simple accents for nroff and troff
.if n \{\
.    ds ' \&
.    ds ` \&
.    ds ^ \&
.    ds , \&
.    ds ~ ~
.    ds /
.\}
.if t \{\
.    ds ' \\k:\h'-(\\n(.wu*8/10-\*(#H)'\'\h"|\\n:u"
.    ds ` \\k:\h'-(\\n(.wu*8/10-\*(#H)'\`\h'|\\n:u'
.    ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'^\h'|\\n:u'
.    ds , \\k:\h'-(\\n(.wu*8/10)',\h'|\\n:u'
.    ds ~ \\k:\h'-(\\n(.wu-\*(#H-.1m)'~\h'|\\n:u'
.    ds / \\k:\h'-(\\n(.wu*8/10-\*(#H)'\z\(sl\h'|\\n:u'
.\}
.    \" troff and (daisy-wheel) nroff accents
.ds : \\k:\h'-(\\n(.wu*8/10-\*(#H+.1m+\*(#F)'\v'-\*(#V'\z.\h'.2m+\*(#F'.\h'|\\n:u'\v'\*(#V'
.ds 8 \h'\*(#H'\(*b\h'-\*(#H'
.ds o \\k:\h'-(\\n(.wu+\w'\(de'u-\*(#H)/2u'\v'-.3n'\*(#[\z\(de\v'.3n'\h'|\\n:u'\*(#]
.ds d- \h'\*(#H'\(pd\h'-\w'~'u'\v'-.25m'\f2\(hy\fP\v'.25m'\h'-\*(#H'
.ds D- D\\k:\h'-\w'D'u'\v'-.11m'\z\(hy\v'.11m'\h'|\\n:u'
.ds th \*(#[\v'.3m'\s+1I\s-1\v'-.3m'\h'-(\w'I'u*2/3)'\s-1o\s+1\*(#]
.ds Th \*(#[\s+2I\s-2\h'-\w'I'u*3/5'\v'-.3m'o\v'.3m'\*(#]
.ds ae a\h'-(\w'a'u*4/10)'e
.ds Ae A\h'-(\w'A'u*4/10)'E
.    \" corrections for vroff
.if v .ds ~ \\k:\h'-(\\n(.wu*9/10-\*(#H)'\s-2\u~\d\s+2\h'|\\n:u'
.if v .ds ^ \\k:\h'-(\\n(.wu*10/11-\*(#H)'\v'-.4m'^\v'.4m'\h'|\\n:u'
.    \" for low resolution devices (crt and lpr)
.if \n(.H>23 .if \n(.V>19 \
\{\
.    ds : e
.    ds 8 ss
.    ds o a
.    ds d- d\h'-1'\(ga
.    ds D- D\h'-1'\(hy
.    ds th \o'bp'
.    ds Th \o'LP'
.    ds ae ae
.    ds Ae AE
.\}
.rm #[ #] #H #V #F C
.\" ========================================================================
.\"
.IX Title "LLI 1"
.TH LLI 1 "2011-10-17" "LLVM 3.0" "LLVM Command Guide"
.\" For nroff, turn off justification.  Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
.nh
.SH "NAME"
lli \- directly execute programs from LLVM bitcode
.SH "SYNOPSIS"
.IX Header "SYNOPSIS"
\&\fBlli\fR [\fIoptions\fR] [\fIfilename\fR] [\fIprogram args\fR]
.SH "DESCRIPTION"
.IX Header "DESCRIPTION"
\&\fBlli\fR directly executes programs in \s-1LLVM\s0 bitcode format.  It takes a program
in \s-1LLVM\s0 bitcode format and executes it using a just-in-time compiler, if one is
available for the current architecture, or an interpreter.  \fBlli\fR takes all of
the same code generator options as llc, but they are only effective when
\&\fBlli\fR is using the just-in-time compiler.
.PP
If \fIfilename\fR is not specified, then \fBlli\fR reads the \s-1LLVM\s0 bitcode for the
program from standard input.
.PP
The optional \fIargs\fR specified on the command line are passed to the program as
arguments.
.SH "GENERAL OPTIONS"
.IX Header "GENERAL OPTIONS"
.IP "\fB\-fake\-argv0\fR=\fIexecutable\fR" 4
.IX Item "-fake-argv0=executable"
Override the \f(CW\*(C`argv[0]\*(C'\fR value passed into the executing program.
.IP "\fB\-force\-interpreter\fR=\fI{false,true}\fR" 4
.IX Item "-force-interpreter={false,true}"
If set to true, use the interpreter even if a just-in-time compiler is available
for this architecture. Defaults to false.
.IP "\fB\-help\fR" 4
.IX Item "-help"
Print a summary of command line options.
.IP "\fB\-load\fR=\fIpuginfilename\fR" 4
.IX Item "-load=puginfilename"
Causes \fBlli\fR to load the plugin (shared object) named \fIpluginfilename\fR and use
it for optimization.
.IP "\fB\-stats\fR" 4
.IX Item "-stats"
Print statistics from the code-generation passes. This is only meaningful for
the just-in-time compiler, at present.
.IP "\fB\-time\-passes\fR" 4
.IX Item "-time-passes"
Record the amount of time needed for each code-generation pass and print it to
standard error.
.IP "\fB\-version\fR" 4
.IX Item "-version"
Print out the version of \fBlli\fR and exit without doing anything else.
.SH "TARGET OPTIONS"
.IX Header "TARGET OPTIONS"
.IP "\fB\-mtriple\fR=\fItarget triple\fR" 4
.IX Item "-mtriple=target triple"
Override the target triple specified in the input bitcode file with the 
specified string.  This may result in a crash if you pick an
architecture which is not compatible with the current system.
.IP "\fB\-march\fR=\fIarch\fR" 4
.IX Item "-march=arch"
Specify the architecture for which to generate assembly, overriding the target
encoded in the bitcode file.  See the output of \fBllc \-help\fR for a list of
valid architectures.  By default this is inferred from the target triple or
autodetected to the current architecture.
.IP "\fB\-mcpu\fR=\fIcpuname\fR" 4
.IX Item "-mcpu=cpuname"
Specify a specific chip in the current architecture to generate code for.
By default this is inferred from the target triple and autodetected to 
the current architecture.  For a list of available CPUs, use:
\&\fBllvm-as < /dev/null | llc \-march=xyz \-mcpu=help\fR
.IP "\fB\-mattr\fR=\fIa1,+a2,\-a3,...\fR" 4
.IX Item "-mattr=a1,+a2,-a3,..."
Override or control specific attributes of the target, such as whether \s-1SIMD\s0
operations are enabled or not.  The default set of attributes is set by the
current \s-1CPU\s0.  For a list of available attributes, use:
\&\fBllvm-as < /dev/null | llc \-march=xyz \-mattr=help\fR
.SH "FLOATING POINT OPTIONS"
.IX Header "FLOATING POINT OPTIONS"
.IP "\fB\-disable\-excess\-fp\-precision\fR" 4
.IX Item "-disable-excess-fp-precision"
Disable optimizations that may increase floating point precision.
.IP "\fB\-enable\-no\-infs\-fp\-math\fR" 4
.IX Item "-enable-no-infs-fp-math"
Enable optimizations that assume no Inf values.
.IP "\fB\-enable\-no\-nans\-fp\-math\fR" 4
.IX Item "-enable-no-nans-fp-math"
Enable optimizations that assume no \s-1NAN\s0 values.
.IP "\fB\-enable\-unsafe\-fp\-math\fR" 4
.IX Item "-enable-unsafe-fp-math"
Causes \fBlli\fR to enable optimizations that may decrease floating point
precision.
.IP "\fB\-soft\-float\fR" 4
.IX Item "-soft-float"
Causes \fBlli\fR to generate software floating point library calls instead of
equivalent hardware instructions.
.SH "CODE GENERATION OPTIONS"
.IX Header "CODE GENERATION OPTIONS"
.IP "\fB\-code\-model\fR=\fImodel\fR" 4
.IX Item "-code-model=model"
Choose the code model from:
.Sp
.Vb 5
\&    default: Target default code model
\&    small: Small code model
\&    kernel: Kernel code model
\&    medium: Medium code model
\&    large: Large code model
.Ve
.IP "\fB\-disable\-post\-RA\-scheduler\fR" 4
.IX Item "-disable-post-RA-scheduler"
Disable scheduling after register allocation.
.IP "\fB\-disable\-spill\-fusing\fR" 4
.IX Item "-disable-spill-fusing"
Disable fusing of spill code into instructions.
.IP "\fB\-enable\-correct\-eh\-support\fR" 4
.IX Item "-enable-correct-eh-support"
Make the \-lowerinvoke pass insert expensive, but correct, \s-1EH\s0 code.
.IP "\fB\-jit\-enable\-eh\fR" 4
.IX Item "-jit-enable-eh"
Exception handling should be enabled in the just-in-time compiler.
.IP "\fB\-join\-liveintervals\fR" 4
.IX Item "-join-liveintervals"
Coalesce copies (default=true).
.IP "\fB\-nozero\-initialized\-in\-bss\fR Don't place zero-initialized symbols into the \s-1BSS\s0 section." 4
.IX Item "-nozero-initialized-in-bss Don't place zero-initialized symbols into the BSS section."
.PD 0
.IP "\fB\-pre\-RA\-sched\fR=\fIscheduler\fR" 4
.IX Item "-pre-RA-sched=scheduler"
.PD
Instruction schedulers available (before register allocation):
.Sp
.Vb 7
\&    =default: Best scheduler for the target 
\&    =none: No scheduling: breadth first sequencing 
\&    =simple: Simple two pass scheduling: minimize critical path and maximize processor utilization 
\&    =simple\-noitin: Simple two pass scheduling: Same as simple except using generic latency 
\&    =list\-burr: Bottom\-up register reduction list scheduling 
\&    =list\-tdrr: Top\-down register reduction list scheduling 
\&    =list\-td: Top\-down list scheduler \-print\-machineinstrs \- Print generated machine code
.Ve
.IP "\fB\-regalloc\fR=\fIallocator\fR" 4
.IX Item "-regalloc=allocator"
Register allocator to use (default=linearscan)
.Sp
.Vb 3
\&    =bigblock: Big\-block register allocator 
\&    =linearscan: linear scan register allocator =local \-   local register allocator 
\&    =simple: simple register allocator
.Ve
.IP "\fB\-relocation\-model\fR=\fImodel\fR" 4
.IX Item "-relocation-model=model"
Choose relocation model from:
.Sp
.Vb 3
\&    =default: Target default relocation model 
\&    =static: Non\-relocatable code =pic \-   Fully relocatable, position independent code 
\&    =dynamic\-no\-pic: Relocatable external references, non\-relocatable code
.Ve
.IP "\fB\-spiller\fR" 4
.IX Item "-spiller"
Spiller to use (default=local)
.Sp
.Vb 2
\&    =simple: simple spiller 
\&    =local: local spiller
.Ve
.IP "\fB\-x86\-asm\-syntax\fR=\fIsyntax\fR" 4
.IX Item "-x86-asm-syntax=syntax"
Choose style of code to emit from X86 backend:
.Sp
.Vb 2
\&    =att: Emit AT&T\-style assembly 
\&    =intel: Emit Intel\-style assembly
.Ve
.SH "EXIT STATUS"
.IX Header "EXIT STATUS"
If \fBlli\fR fails to load the program, it will exit with an exit code of 1.
Otherwise, it will return the exit code of the program it executes.
.SH "SEE ALSO"
.IX Header "SEE ALSO"
llc
.SH "AUTHOR"
.IX Header "AUTHOR"
Maintained by the \s-1LLVM\s0 Team (<http://llvm.org/>).