Project

General

Profile

DFL-200 » History » Version 19

Gordon Shumway, 09/17/2012 03:51 PM

1 1 Gordon Shumway
h1. DFL-200
2 1 Gordon Shumway
3 12 Gordon Shumway
h2. %{color:red}This page is a work in progress and changes as the hardware is mapped out.%
4 1 Gordon Shumway
5 1 Gordon Shumway
Parts:
6 18 Gordon Shumway
|SoC|266MHz|Intel IXP422BB|
7 17 Gordon Shumway
|RAM|64M|Hynix HY57V281620ETP-H|
8 17 Gordon Shumway
|Flash|4M|Intel JS28F320|
9 17 Gordon Shumway
|Ethernet controller|1|Realtek RTL8100B|
10 17 Gordon Shumway
||2|IXP422 Built-in MAC|
11 17 Gordon Shumway
|Switch|1|Realtek RTL8305SB|
12 17 Gordon Shumway
|IDE controller|1|Promise PDC20275|
13 17 Gordon Shumway
|RTC|Ricoh RS5C372A|
14 1 Gordon Shumway
15 2 Gordon Shumway
Features:
16 17 Gordon Shumway
|10/100 Eth|6|1 on the RTL8100B (WAN)
17 13 Gordon Shumway
          1 on NPE-C connected to the switch (DMZ)
18 17 Gordon Shumway
          4 on NPE-B connected to the switch, PHY 32(LAN)|
19 9 Gordon Shumway
|LEDs|1|GPIO-controlled Status LED (LED20)
20 2 Gordon Shumway
        (plus Ethernet port LEDs controlled by the switch)|
21 9 Gordon Shumway
|BTNs|1|GPIO, Reset button on the rear panel (RSW1), active low|
22 1 Gordon Shumway
|GPIO|4|On GPIOA1; 2 of these are the IIC bus|
23 4 Gordon Shumway
|CF|1|On the IDE controller|
24 4 Gordon Shumway
|RTC|1|With battery backup; on the IIC bus|
25 9 Gordon Shumway
|JTAG|2|1 standard 20-pin ARM JTAG (JB1)
26 9 Gordon Shumway
        1 unknown (DEBUG2), possibly the DSP engine|
27 1 Gordon Shumway
|Serial|1|RS-232 on the rear panel|
28 1 Gordon Shumway
29 1 Gordon Shumway
The board has unpopulated space for two more SDRAMs and a Mini-PCI Type III connector (some supporting parts may be missing).
30 1 Gordon Shumway
31 8 Gordon Shumway
The board comes with RedBoot custom-tailored to run Clavister's second-stage loader and OS from the CF card.
32 8 Gordon Shumway
33 8 Gordon Shumway
RedBoot is scattered over a total of 512K of the 4M flash.
34 1 Gordon Shumway
35 1 Gordon Shumway
h2. GPIO setup
36 1 Gordon Shumway
37 1 Gordon Shumway
|*GPIO*|*Function*|*Note*|
38 1 Gordon Shumway
|0|||
39 1 Gordon Shumway
|1|||
40 1 Gordon Shumway
|2|||
41 1 Gordon Shumway
|3|||
42 1 Gordon Shumway
|4|||
43 1 Gordon Shumway
|5|GPIO5|On GPIOA1|
44 1 Gordon Shumway
|6|IIC SCL|Also on GPIOA1|
45 1 Gordon Shumway
|7|IIC SDA|Also on GPIOA1|
46 1 Gordon Shumway
|8|||
47 15 Gordon Shumway
|9|PCI INTA|PDC20275 _%{color:red}verify me!%_|
48 15 Gordon Shumway
|10|PCI INTB|RTL8100B _%{color:red}verify me!%_|
49 1 Gordon Shumway
|11||
50 9 Gordon Shumway
|12|Rear-panel Reset button (RSW1)|Active low|
51 7 Gordon Shumway
|13|IO reset|probably;
52 7 Gordon Shumway
             connected to switch #RESET pin
53 7 Gordon Shumway
             also resets the PCI bus|
54 16 Gordon Shumway
|14|GPIO14|On GPIOA1|
55 9 Gordon Shumway
|15|Status LED (LED20)|(probably? Supposed to be the PCI clock?)|
56 1 Gordon Shumway
57 1 Gordon Shumway
h2. GPIOA1 header
58 1 Gordon Shumway
59 1 Gordon Shumway
|*Pin*|*Function*|
60 1 Gordon Shumway
|1|GPIO14|
61 1 Gordon Shumway
|3|IIC SDA|
62 1 Gordon Shumway
|5|IIC SCL|
63 1 Gordon Shumway
|7|GPIO5|
64 1 Gordon Shumway
|2, 4, 6, 8|GND|
65 1 Gordon Shumway
66 19 Gordon Shumway
67 19 Gordon Shumway
h2. EJC1 header
68 19 Gordon Shumway
69 19 Gordon Shumway
Apparently a simplified JTAG header. _%{color:red}verify me!%_
70 19 Gordon Shumway
71 19 Gordon Shumway
|*Pin*|*Function*|
72 19 Gordon Shumway
|2|TCK|
73 19 Gordon Shumway
|4|TMS|
74 19 Gordon Shumway
|6|TDI|
75 19 Gordon Shumway
|8|TDO|
76 19 Gordon Shumway
|1, 3, 5, 7|GND|
77 19 Gordon Shumway
78 19 Gordon Shumway
79 1 Gordon Shumway
h2. RedBoot
80 1 Gordon Shumway
81 1 Gordon Shumway
Console is 9600,8N1.
82 1 Gordon Shumway
83 1 Gordon Shumway
Flash layout:
84 1 Gordon Shumway
85 1 Gordon Shumway
|*Name*|*FLASH addr*|*Mem addr*|*Length*|*Entry point*|
86 1 Gordon Shumway
|RedBoot|0x50000000|0x50000000|0x00040000|0x00000000|
87 1 Gordon Shumway
|mac|0x50040000|0x10000000|0x00020000|0x10000000|
88 1 Gordon Shumway
|FIS directory|0x503E0000|0x503E0000|0x0001F000|0x00000000|
89 1 Gordon Shumway
|RedBoot config|0x503FF000|0x503FF000|0x00001000|0x00000000|
90 1 Gordon Shumway
91 1 Gordon Shumway
RedBoot comes up with a default menu that allows selecting between booting the Clavister OS (this is done automatically after a timeout) or enter the RedBoot command line.
92 1 Gordon Shumway
93 9 Gordon Shumway
Although RedBoot is able to write configuration to flash memory, it ignores (at least some of the) settings contained there (console_baud_rate). The flash config doesn't contain the NPE MAC addresses either. *Make note of your MAC addresses from the original OS*. They may also be printed on stickers on the Ethernet jacks.
94 1 Gordon Shumway
95 1 Gordon Shumway
h3. Automatic booting
96 1 Gordon Shumway
97 1 Gordon Shumway
Booting the Clavister OS is done by the following command sequence:
98 1 Gordon Shumway
99 1 Gordon Shumway
<pre>
100 1 Gordon Shumway
load -m disk -b 0x100000 hda1:FWLOADER.CFX
101 1 Gordon Shumway
go -c 0x101028
102 1 Gordon Shumway
</pre>
103 1 Gordon Shumway
104 1 Gordon Shumway
This will load FWLOADER.CFX from the first CF partition, which must be either FAT (16?) or ext2fs. Any file named FWLOADER.CFX can be loaded as long as it satisfies the following (known) constraints:
105 1 Gordon Shumway
106 11 Gordon Shumway
* Begins with a 4136-byte long DOS/PE stub (it _must_ be a proper DOS/PE stub, at least to some as-of-yet-unknown extent)
107 1 Gordon Shumway
* The payload after the stub _must_ be a tagged image (ie. ELF)
108 1 Gordon Shumway
109 1 Gordon Shumway
h2. Miscellaneous notes
110 1 Gordon Shumway
111 6 Gordon Shumway
If GPIO5 is grounded when power is applied, the board enters some sort of a simple self-test routine.
112 1 Gordon Shumway
113 17 Gordon Shumway
JP2 supplies Vref to the ARM JTAG.
114 17 Gordon Shumway
115 17 Gordon Shumway
RSW2 is the system reset button (apparently the same as the nSRST JTAG signal).