DFL-200 » History » Version 36
Gordon Shumway, 09/18/2012 04:07 PM
1 | 1 | Gordon Shumway | h1. DFL-200 |
---|---|---|---|
2 | 1 | Gordon Shumway | |
3 | 35 | Gordon Shumway | %{color:red;font-size:1.5em}This page is a work in progress and changes as the hardware is mapped out.% |
4 | 1 | Gordon Shumway | |
5 | 35 | Gordon Shumway | {{toc}} |
6 | 35 | Gordon Shumway | |
7 | 35 | Gordon Shumway | h2. Parts |
8 | 35 | Gordon Shumway | |
9 | 18 | Gordon Shumway | |SoC|266MHz|Intel IXP422BB| |
10 | 17 | Gordon Shumway | |RAM|64M|Hynix HY57V281620ETP-H| |
11 | 17 | Gordon Shumway | |Flash|4M|Intel JS28F320| |
12 | 17 | Gordon Shumway | |Ethernet controller|1|Realtek RTL8100B| |
13 | 17 | Gordon Shumway | ||2|IXP422 Built-in MAC| |
14 | 17 | Gordon Shumway | |Switch|1|Realtek RTL8305SB| |
15 | 1 | Gordon Shumway | |IDE controller|1|Promise PDC20275| |
16 | 1 | Gordon Shumway | |RTC||Ricoh RS5C372A| |
17 | 21 | Gordon Shumway | |
18 | 35 | Gordon Shumway | h2. Features |
19 | 35 | Gordon Shumway | |
20 | 17 | Gordon Shumway | |10/100 Eth|6|1 on the RTL8100B (WAN) |
21 | 13 | Gordon Shumway | 1 on NPE-C connected to the switch (DMZ) |
22 | 22 | Gordon Shumway | 4 on NPE-B connected to the switch, PHY 32 (LAN)| |
23 | 9 | Gordon Shumway | |LEDs|1|GPIO-controlled Status LED (LED20) |
24 | 2 | Gordon Shumway | (plus Ethernet port LEDs controlled by the switch)| |
25 | 25 | Gordon Shumway | |Buttons|2|GPIO, Reset button on the rear panel (RSW1), active low |
26 | 25 | Gordon Shumway | Hardware reset button (RSW2) inside the case| |
27 | 1 | Gordon Shumway | |GPIO|4|On GPIOA1; 2 of these are the IIC bus| |
28 | 1 | Gordon Shumway | |CF|1|On the IDE controller| |
29 | 1 | Gordon Shumway | |RTC|1|With battery backup; on the IIC bus| |
30 | 25 | Gordon Shumway | |JTAG|3|1 standard 20-pin ARM JTAG (JB1) |
31 | 25 | Gordon Shumway | 1 that appears to be a minimal version of a standard JTAG (JC1) |
32 | 9 | Gordon Shumway | 1 unknown (DEBUG2), possibly the DSP engine| |
33 | 1 | Gordon Shumway | |Serial|1|RS-232 on the rear panel| |
34 | 1 | Gordon Shumway | |
35 | 1 | Gordon Shumway | The board has unpopulated space for two more SDRAMs and a Mini-PCI Type III connector (some supporting parts may be missing). |
36 | 1 | Gordon Shumway | |
37 | 8 | Gordon Shumway | The board comes with RedBoot custom-tailored to run Clavister's second-stage loader and OS from the CF card. |
38 | 8 | Gordon Shumway | |
39 | 8 | Gordon Shumway | RedBoot is scattered over a total of 512K of the 4M flash. |
40 | 1 | Gordon Shumway | |
41 | 1 | Gordon Shumway | h2. GPIO setup |
42 | 1 | Gordon Shumway | |
43 | 1 | Gordon Shumway | |*GPIO*|*Function*|*Note*| |
44 | 1 | Gordon Shumway | |0||| |
45 | 1 | Gordon Shumway | |1||| |
46 | 1 | Gordon Shumway | |2||| |
47 | 1 | Gordon Shumway | |3||| |
48 | 1 | Gordon Shumway | |4||| |
49 | 1 | Gordon Shumway | |5|GPIO5|On GPIOA1| |
50 | 1 | Gordon Shumway | |6|IIC SCL|Also on GPIOA1| |
51 | 1 | Gordon Shumway | |7|IIC SDA|Also on GPIOA1| |
52 | 1 | Gordon Shumway | |8||| |
53 | 15 | Gordon Shumway | |9|PCI INTA|PDC20275 _%{color:red}verify me!%_| |
54 | 15 | Gordon Shumway | |10|PCI INTB|RTL8100B _%{color:red}verify me!%_| |
55 | 1 | Gordon Shumway | |11|| |
56 | 9 | Gordon Shumway | |12|Rear-panel Reset button (RSW1)|Active low| |
57 | 7 | Gordon Shumway | |13|IO reset|probably; |
58 | 7 | Gordon Shumway | connected to switch #RESET pin |
59 | 7 | Gordon Shumway | also resets the PCI bus| |
60 | 16 | Gordon Shumway | |14|GPIO14|On GPIOA1| |
61 | 9 | Gordon Shumway | |15|Status LED (LED20)|(probably? Supposed to be the PCI clock?)| |
62 | 1 | Gordon Shumway | |
63 | 23 | Gordon Shumway | h2. Headers and connectors |
64 | 1 | Gordon Shumway | |
65 | 23 | Gordon Shumway | h3. GPIOA1 header |
66 | 23 | Gordon Shumway | |
67 | 1 | Gordon Shumway | |*Pin*|*Function*| |
68 | 1 | Gordon Shumway | |1|GPIO14| |
69 | 1 | Gordon Shumway | |3|IIC SDA| |
70 | 1 | Gordon Shumway | |5|IIC SCL| |
71 | 1 | Gordon Shumway | |7|GPIO5| |
72 | 1 | Gordon Shumway | |2, 4, 6, 8|GND| |
73 | 1 | Gordon Shumway | |
74 | 19 | Gordon Shumway | |
75 | 25 | Gordon Shumway | h3. JC1 header |
76 | 19 | Gordon Shumway | |
77 | 19 | Gordon Shumway | Apparently a simplified JTAG header. _%{color:red}verify me!%_ |
78 | 19 | Gordon Shumway | |
79 | 19 | Gordon Shumway | |*Pin*|*Function*| |
80 | 19 | Gordon Shumway | |2|TCK| |
81 | 19 | Gordon Shumway | |4|TMS| |
82 | 19 | Gordon Shumway | |6|TDI| |
83 | 1 | Gordon Shumway | |8|TDO| |
84 | 19 | Gordon Shumway | |1, 3, 5, 7|GND| |
85 | 19 | Gordon Shumway | |
86 | 23 | Gordon Shumway | h3. PS4S1 4-pin Berg- (Mini-Molex-) type power supply connector |
87 | 20 | Gordon Shumway | |
88 | 20 | Gordon Shumway | |*Pin*|*Function*| |
89 | 20 | Gordon Shumway | |1|+5V| |
90 | 20 | Gordon Shumway | |2|GND| |
91 | 20 | Gordon Shumway | |3|GND| |
92 | 20 | Gordon Shumway | |4|N/C| |
93 | 20 | Gordon Shumway | |
94 | 20 | Gordon Shumway | Of note, there is no +12V. |
95 | 19 | Gordon Shumway | |
96 | 1 | Gordon Shumway | h2. RedBoot |
97 | 1 | Gordon Shumway | |
98 | 1 | Gordon Shumway | Console is 9600,8N1. |
99 | 1 | Gordon Shumway | |
100 | 1 | Gordon Shumway | Flash layout: |
101 | 1 | Gordon Shumway | |
102 | 1 | Gordon Shumway | |*Name*|*FLASH addr*|*Mem addr*|*Length*|*Entry point*| |
103 | 1 | Gordon Shumway | |RedBoot|0x50000000|0x50000000|0x00040000|0x00000000| |
104 | 1 | Gordon Shumway | |mac|0x50040000|0x10000000|0x00020000|0x10000000| |
105 | 1 | Gordon Shumway | |FIS directory|0x503E0000|0x503E0000|0x0001F000|0x00000000| |
106 | 1 | Gordon Shumway | |RedBoot config|0x503FF000|0x503FF000|0x00001000|0x00000000| |
107 | 1 | Gordon Shumway | |
108 | 1 | Gordon Shumway | RedBoot comes up with a default menu that allows selecting between booting the Clavister OS (this is done automatically after a timeout) or enter the RedBoot command line. |
109 | 1 | Gordon Shumway | |
110 | 26 | Gordon Shumway | Although RedBoot is able to write configuration to flash memory, it ignores (at least some of the) settings contained there (console_baud_rate). The flash config doesn't contain the NPE MAC addresses either. *Make note of your MAC addresses from the original OS*. They may also be printed on stickers on the Ethernet jacks. The bottom sticker also has the MAC address of the WAN port -- add 0x01 for the DMZ MAC, another 0x01 for the LAN MAC. |
111 | 1 | Gordon Shumway | |
112 | 1 | Gordon Shumway | h3. Automatic booting |
113 | 1 | Gordon Shumway | |
114 | 1 | Gordon Shumway | Booting the Clavister OS is done by the following command sequence: |
115 | 1 | Gordon Shumway | |
116 | 1 | Gordon Shumway | <pre> |
117 | 1 | Gordon Shumway | load -m disk -b 0x100000 hda1:FWLOADER.CFX |
118 | 1 | Gordon Shumway | go -c 0x101028 |
119 | 1 | Gordon Shumway | </pre> |
120 | 1 | Gordon Shumway | |
121 | 1 | Gordon Shumway | This will load FWLOADER.CFX from the first CF partition, which must be either FAT (16?) or ext2fs. Any file named FWLOADER.CFX can be loaded as long as it satisfies the following (known) constraints: |
122 | 1 | Gordon Shumway | |
123 | 11 | Gordon Shumway | * Begins with a 4136-byte long DOS/PE stub (it _must_ be a proper DOS/PE stub, at least to some as-of-yet-unknown extent) |
124 | 1 | Gordon Shumway | * The payload after the stub _must_ be a tagged image (ie. ELF) |
125 | 1 | Gordon Shumway | |
126 | 1 | Gordon Shumway | h2. Miscellaneous notes |
127 | 1 | Gordon Shumway | |
128 | 23 | Gordon Shumway | If GPIO5 is grounded when power is applied, the board enters some sort of a simple self-test routine. |
129 | 17 | Gordon Shumway | |
130 | 17 | Gordon Shumway | RTCK (pin 11) on JB1 (JTAG) is pulled to ground. |
131 | 27 | Gordon Shumway | |
132 | 36 | Gordon Shumway | There are abundant supplies of ground pins on GPIOA1 and JC1; no need to wrestle with (de-)soldering this pin on JB1 if you have troubles with that. |
133 | 28 | Gordon Shumway | |
134 | 33 | Gordon Shumway | h2. Board revisions |
135 | 33 | Gordon Shumway | |
136 | 33 | Gordon Shumway | Two known, EM-436A V1.1 and EM-436A V2.0. The only observable difference between the two are slightly different component use (flash, SDRAMs) and minor differences in the PCB silk. |
137 | 33 | Gordon Shumway | |
138 | 28 | Gordon Shumway | h2. Annotated board image |
139 | 29 | Gordon Shumway | |
140 | 30 | Gordon Shumway | !DFL200_annotated.jpg! |
141 | 30 | Gordon Shumway | |
142 | 1 | Gordon Shumway | |1|PS4S1 power connector||11|RTL8100B Ethernet controller| |
143 | 33 | Gordon Shumway | |2|JP2 Mystery jumper No. 1||12|RTL8305SB Ethernet switch| |
144 | 30 | Gordon Shumway | |3|JC1 mini-JTAG||13|RS5C372A RTC| |
145 | 31 | Gordon Shumway | |4|JB1 ARM JTAG||14|SDRAM banks| |
146 | 30 | Gordon Shumway | |5|GPIOA1 header||15|Mini-PCI Type III connector| |
147 | 1 | Gordon Shumway | |6|DEBUG2 header||16|IXP422BB SoC| |
148 | 30 | Gordon Shumway | |7|LED20 Status LED||17|JS28F320 flash| |
149 | 33 | Gordon Shumway | |8|IMP1 Mystery connector No. 2||18|Compact Flash card| |
150 | 30 | Gordon Shumway | |9|MAC address stickers||19|RSW1 Reset button| |
151 | 30 | Gordon Shumway | |10|PDC20275 IDE controller||| |